

\* NOTICES \*

JPO and NCIP are not responsible for any damages caused by the use of this translation.

1. This document has been translated by computer. So the translation may not reflect the original precisely.
2. \*\*\*\* shows the word which can not be translated.
3. In the drawings, any words are not translated.

---

CLAIMS

---

[Claim(s)]

[Claim 1] The semiconductor device characterized by having had the semiconductor device, the submounting substrate which laid said semiconductor device in one side, and the radiator prepared in the another side side of said submounting substrate, and preparing a chromium layer or a titanium layer with a thickness of 0.03 micrometers or more between said semiconductor device and said submounting substrate.

---

[Translation done.]

\* NOTICES \*

JPO and NCIP are not responsible for any damages caused by the use of this translation.

1. This document has been translated by computer. So the translation may not reflect the original precisely.
2. \*\*\*\* shows the word which can not be translated.
3. In the drawings, any words are not translated.

---

DETAILED DESCRIPTION

---

[Detailed Description of the Invention]

[0001]

[Field of the Invention] Especially this invention relates to the semiconductor device which consists of structure which mounts a semiconductor device on a submounting substrate with respect to a semiconductor device.

[0002]

[Description of the Prior Art] In order to make it continue for a long



period of time that a semiconductor laser component carries out continuous oscillation at a room temperature and to hold the super-life, it is required to radiate heat efficiently in the heat generated from the barrier layer of a semiconductor laser component, and to lower operating temperature. Then, although he is trying to miss this heat by soldering a component to a heat sink (radiator), generally the upside down type which joins the end face of the side near the barrier layer of a component to a heat sink then is adopted. However, since coefficients of thermal expansion differ greatly, if a semiconductor laser component and a heat sink join these directly, the transitional layer called a dark line by the internal stress produced in the barrier layer of a semiconductor laser component in the coagulation process after melting of solder will occur, the oscillation threshold current of a component will go up, and the oscillation of them will become impossible.

[0003] Therefore, the approach of using solder, such as tin, and joining a semiconductor laser component between a heat sink and a semiconductor laser component, on the GaAs substrate of a semiconductor laser component and the submounting substrate between which almost equal silicon, molybdenum, etc. of a coefficient of thermal expansion were made to be placed as some heat sinks, is usually taken.

[0004] Drawing 2 is the sectional view showing the mounting structure of the semiconductor device of the 1st conventional example. On mirror-polishing side 1a of one side of the silicon substrate (submounting substrate) 1 for mounting the semiconductor laser component 5, the tin solder layer 4 is formed for the titanium layer 8, the platinum layer 9, and a gold layer 10 with vacuum deposition or plating after laminating formation one by one by a spatter etc. Furthermore, the semiconductor laser component 5 is carried on the tin solder layer 4, it heats to predetermined temperature, melting coagulation of the tin solder layer 4 is carried out, and the semiconductor laser component 5 is joined on a silicon substrate 1. In addition, on non-mirror-polishing side 1b of a silicon substrate 1, the tin solder layer 4 is formed with vacuum deposition or plating, and the non-mirror-polishing side 1b side of a silicon substrate 1 is joined on a heat sink (radiator) 6. Since a gold tin alloy is formed, and the semiconductor laser component 5 is joined while the front face has been flat while the tin of the tin solder layer 4 carries out melting coagulation, to barrier layer 5a, the effect of melting solder is almost lost. However, for that, there was a problem which must use very expensive metals, such as the platinum layer 9 and a gold layer 10, and cost raises sharply. Then, the method of using the aluminum layer 2 instead of the platinum layer 8 metallurgy layer 10 was



taken.

[0005] Drawing 3 is the sectional view showing the mounting structure of the semiconductor device of the 2nd conventional example. Once carrying out laminating formation of the aluminum layer 2 by a sputter etc. on mirror-polishing side 1a of one side of the silicon substrate 1 for mounting the semiconductor laser component 5 and taking out in air, the tin solder layer 4 is formed with vacuum deposition or plating. Furthermore, the semiconductor laser component 5 is carried on the tin solder layer 4, it heats to predetermined temperature, melting coagulation of the tin solder layer 4 is carried out, and the semiconductor laser component 5 is joined on a silicon substrate 1. In addition, on non-mirror-polishing side 1b of a silicon substrate 1, the resin 7 which consists of an Ag paste etc. is formed, and the non-mirror-polishing side 1b side of a silicon substrate 1 is joined on a heat sink 6.

[0006]

[Problem(s) to be Solved by the Invention] However, since he is trying to make a tin solder layer form once exposing into air the aluminum layer 2 which aluminum oxidized in air, and it was [aluminum] easy, and was formed, the tin solder layer 4 will be formed in aluminum layer 2 front face with an oxide film, and the adhesion of the aluminum layer 2 and the tin solder layer 4 falls remarkably. Furthermore, generation of heat became large and it had produced the problem of reducing a component life or causing defective continuity in order to increase component resistance of the semiconductor laser component 5, since the oxide film produced on the aluminum layer 2 serves as a potential barrier.

[0007] Then, this invention is made paying attention to the above-mentioned point, and it aims at offering the semiconductor device which is low cost and has reliable mounting structure.

[0008]

[Means for Solving the Problem] The semiconductor device which becomes this invention is equipped with a semiconductor device 5, the submounting substrate 1 which laid said semiconductor device 5 in one side, and the radiator 6 prepared in the another side side of said submounting substrate 1, and is characterized by preparing a chromium layer or a titanium layer with a thickness of 0.03 micrometers or more between said semiconductor device 5 and said submounting substrate 1.

[0009] Since a metal with the high reducibility of chromium or titanium is made to intervene between said submounting substrates which laid the semiconductor device and said semiconductor device and the effect of the



oxide film formed on the submounting substrate is removable, the potential barrier which produces the adhesive property of said semiconductor device and said submounting substrate under the effect of an oxide film while being able to improve sharply can be removed.

[0010]

[Embodiment of the Invention] Hereafter, one example of this invention is explained with reference to a drawing. Drawing 1 is the sectional view showing the mounting structure of the semiconductor device of this invention. The same component as the configuration mentioned above attaches the same sign, and omits the explanation. As for a silicon substrate and 2, 1 is [ an aluminum layer and 3 ] chromium layers. This invention is equal to the thing which made the chromium layer 3 intervene between the aluminum layer 2 and the tin solder layer 4 in drawing 3 .

[0011] Once forming the aluminum layer 2 of 0.5-micrometer thickness by the vacuum deposition method or the spatter on mirror-polishing side 1a of n mold silicon substrate 1 with a thickness of 250 micrometers and taking it out in air, using the photolithography method and the etching method, patterning of it is carried out, it leaves a 500 micrometerx500-micrometer field part, and has removed except [ its ]. Furthermore, it leaves a 300 micrometerx300-micrometer field part so that a laminating may be carried out on the aluminum layer 2 one by one and the semiconductor laser component 5 which has the magnitude of 250 micrometers can be easily laid at a vacuum deposition method on the 250 micrometerx aluminum layer 2 by which patterning was carried out, and as for the chromium layer 3 of 0.05-micrometer thickness, and the tin solder layer 4 of 0.5-micrometer thickness, except [ its ] is removed. Next, the semiconductor laser component 5 is carried on said tin solder layer 4, and it heats to predetermined temperature, applying a load, melting coagulation of the tin solder layer 4 is carried out, and semiconductor laser 5 is joined on mirror-polishing side 1a of a silicon substrate 1. Non-mirror-polishing side 1b of a silicon substrate 1 is joined to the last on the copper nickel-gold-plated heat sink 6 through the resin 7 which consists of an Ag paste etc.

[0012] Since a tin-chromium-aluminium alloy is formed, and the semiconductor laser component 5 is joined while the front face has been flat while a tin solder layer carries out melting coagulation as mentioned above, in the field in which the barrier layer 5a is located, most effects of a tin solder layer are lost. Since aluminum is once taken out in air and is performing patterning of the aluminum layer 2 in order that it may tend to oxidize, it is in the condition of being easy



to produce an oxide film, in the front face of the aluminum layer 2. Since the chromium layer 3 has the operation which carries out reduction removal of the oxide film, the chromium layer 3 formed on the aluminum oxide film reacts with an aluminum oxide film, and since it incorporates in the chromium layer 3, strong junction of the bond strength of the aluminum layer 2-chromium layer 3 without an oxide film can perform junction in a chromium layer and an aluminum layer. In addition, since formation of the uniform chromium layer 3 becomes difficult and it stops being able to carry out partial reduction removal of the oxide film of aluminum layer 2 front face when thickness of the chromium layer 3 is set to 0.03 micrometers or less, problems, such as a fall of bond strength and increase of component resistance, arise. For this reason, it is necessary to set thickness of the chromium layer 3 to 0.03 micrometers or more.

[0013] Although chromium was used as a layer with a reduction operation in this example, effectiveness with the same said of titanium is acquired. Moreover, as a solder ingredient, indium solder or lead-tin solder may be used instead of tin solder. In addition, although this example explained using the example of a semiconductor laser component, it cannot be overemphasized that this invention is applicable also to semiconductor devices, such as light emitting diode and FET (field-effect transistor).

[0014]

[Effect of the Invention] Since the oxide film on a submounting substrate is removable by inserting the chromium or titanium which has a reduction operation between a semiconductor device and a submounting substrate according to the semiconductor device of this invention as explained above, the bond strength of said semiconductor device and said submounting substrate can be increased. Moreover, the electrical characteristics of generation of heat and defective continuity accompanying increase of the component resistance under the effect of an oxide film can be improved, and the dependability of a semiconductor device can be raised.

---

[Translation done.]

\* NOTICES \*

JPO and NCIP are not responsible for any damages caused by the use of this translation.



- 1.This document has been translated by computer. So the translation may not reflect the original precisely.
- 2.\*\*\*\* shows the word which can not be translated.
- 3.In the drawings, any words are not translated.

---

## DESCRIPTION OF DRAWINGS

---

[Brief Description of the Drawings]

[Drawing 1] It is the sectional view showing the mounting structure of the semiconductor device of this invention.

[Drawing 2] It is the sectional view showing the mounting structure of the semiconductor device of the 1st conventional example.

[Drawing 3] It is the sectional view showing the mounting structure of the semiconductor device of the 2nd conventional example.

[Description of Notations]

- 1 -- Silicon substrate (submounting substrate)
- 2 -- Aluminum layer
- 3 -- Chromium layer
- 4 -- Tin solder layer
- 5 -- Semiconductor laser component
- 6 -- Heat sink (radiator)
- 7 -- Resin

---

[Translation done.]

\* NOTICES \*

JPO and NCIP are not responsible for any damages caused by the use of this translation.

- 1.This document has been translated by computer. So the translation may not reflect the original precisely.
- 2.\*\*\*\* shows the word which can not be translated.
- 3.In the drawings, any words are not translated.


---

## DRAWINGS


---




[Drawing 1]



[Drawing 2]



[Drawing 3]



---

[Translation done.]



(19)



JAPANESE PATENT OFFICE

## PATENT ABSTRACTS OF JAPAN

(11) Publication number: 02278783 A

(43) Date of publication of application: 15.11.1990

(51) Int. Cl. H01S 3/18

(21) Application number: 01100433

(22) Date of filing: 19.04.1989

(71) Applicant: NEC CORP

(72) Inventor: KAWARATANI MASAHIKO

(54) SEMICONDUCTOR LASER



(57) Abstract:

**PURPOSE:** To prevent a semiconductor laser chip from destruction due to excessive electric current by a method wherein the semiconductor laser chip is bonded onto a heat sink provided with a diode having a P-N junction and the semiconductor laser chip is united with the diode.

**CONSTITUTION:** An N-type layer 3 is formed, by an ion implantation technique, in one part of a heat sink 2 composed of P-type silicon. A semiconductor laser chip 1 is fused and bonded onto the P-type silicon heat sink 2 by using a solder in such a way that the side of the P-type conductivity type is faced downward. In addition, the heat sink 2 is fused and bonded to a stem 7 by using the solder; the side of the N-type conductivity type of the semiconductor laser chip, the N-type layer 3 and an electrode 5 are connected and wired by us-

ing bonding wires 4. Thereby, it is possible to prevent a semiconductor laser from destruction due to excessive electric current.

COPYRIGHT: (C)1990,JPO&amp;Japio





⑩ 日本国特許庁(JP)

⑪ 特許出願公開

⑫ 公開特許公報(A) 平2-278783

⑬ Int.Cl.<sup>5</sup>

識別記号

庁内整理番号

⑭ 公開 平成2年(1990)11月15日

H 01 S 3/18

7377-5F

審査請求 未請求 請求項の数 1 (全3頁)

⑮ 発明の名称 半導体レーザー

⑯ 特 願 平1-100433

⑰ 出 願 平1(1989)4月19日

⑱ 発 明 者 瓦 谷 正 彦 東京都港区芝5丁目33番1号 日本電気株式会社内

⑲ 出 願 人 日本電気株式会社 東京都港区芝5丁目7番1号

⑳ 代 理 人 弁理士 内 原 晋

明 細 書

発明の名称

半導体レーザー

特許請求の範囲

第1の導電型半導体で成るヒートシンクの一部領域に第2の導電型領域を設けてPN接合ダイオードを形成し、ヒートシンクの第1の導電型領域表面に、半導体レーザーチップの第2の導電型側を接合し、前記半導体レーザーチップの第1の導電型側の電極と前記ヒートシンクに形成した第2の導電型領域とを電気的に接続したことを特徴とする半導体レーザー。

発明の詳細な説明

(産業上の利用分野)

本発明は半導体レーザーに関するものである。

(従来の技術)

従来の半導体レーザーは、第3図Aに示す如く、

ヒートシンク2a上に半導体レーザーチップ1をソルダで融着し、これをステム7上にソルダで組立、一体化していた。この半導体レーザーは等価回路で示すと第3図Bのようになっており、過剰電流が印加されると、半導体レーザーチップ1に直接過剰電流が流れ、内部破壊または端面破壊を生じ、半導体レーザーチップ1がショートして半導体レーザーが故障してしまう。

(発明が解決しようとする課題)

上述した従来の半導体レーザーは、半導体レーザーを駆動する場合、作業ミス、回路上のトラブル等で半導体レーザーに過剰電流が印加し半導体レーザーチップを破壊させるという欠点がある。

本発明は過剰な電流が誤って半導体レーザーに流れても、半導体レーザーチップが破壊しない構造とすることを目的としている。

(課題を解決するための手段)

本発明の半導体レーザーは、PN接合を持つダイオードを有するヒートシンク上に、ダイオードの極性と逆極性になるように半導体レーザーチップを



接着し、半導体レーザチップとダイオードが回路  
上並列になる構成になっている。この結果、半導  
体レーザに過剰電流が印加した時、ダイオード  
の耐圧以上であればダイオードがブレイクダウン  
し、半導体レーザチップではなく、ダイオードに  
過剰な電流が流れるため、半導体レーザチップは  
破壊せず、半導体レーザは故障しないという利点  
がある

#### (実施例)

次に、本発明について図面を参照して説明す  
る。第1図A、B、Cは本発明の第1の実施例を  
示す図で、Aは半導体レーザチップ1をP型導電  
型側を下、すなわちP側をヒートシンク2に接着  
して組立てた組立図Bは、その等価回路図、C  
は、半導体レーザチップのI-V特性とダイオード  
の逆方向特性を示す図である。この実施例で  
は、P型シリコンで成るヒートシンク2の一部  
分に、フォトリソグラフィ技術、イオン注入技術  
を用いてN型層3を設けてPN接合ダイオードを  
形成し、P型シリコンヒートシンク2上に、P型

導電型側を下にして半導体レーザチップ1をソル  
ダーにて融着した。さらに、このヒートシンク2  
をステム7にソルダーで融着し、ボンディングワ  
イヤ4を用いて第1図Aのように半導体レーザチ  
ップのN型導電型側とN型層3及び電極5を接  
続・配線した。この等価回路は第1図Bのよう  
になる。この結果半導体レーザを過剰電流による破  
壊から防止できる。例えば、半導体レーザに過剰  
電流200mA(電圧2V程度)で半導体レーザ  
チップ1が破壊するとした場合、第1図Cの半導  
体レーザチップ1の順方向I-V特性10とダイ  
オード8の逆方向I-V特性9より、ダイオード  
8は降伏電圧が耐圧より十分低い2V程度のもの  
を設定すれば、半導体レーザチップ1に過剰電流  
は流れず半導体レーザの故障を防止できる。

第2図A、Bは本発明の第2の実施例を示す図  
で、Aは、半導体レーザチップをP側を上、N  
側を下にして組立てた組立図である。第2図B  
は、この等価回路図である。この実施例では、  
N型シリコンから成るヒートシンク2'の一部

分に、フォトリソグラフィ技術、イオン注入技術  
を用いてP型層3'を設けてPN接合ダイオード  
を形成し、N型シリコンヒートシンク2'上に、  
P側上に、N側を下にして半導体レーザチップ1  
をソルダーにて融着した。さらに、このヒートシ  
ンク2'をステム7にソルダーで融着し、ボンデ  
ィングワイヤ4を用いて第2図Aのように半導体  
レーザチップのP側をヒートシンク2'のP型層  
3'及び電極5に接続・配線した。この等価回路  
は第2図Bになる。この結果、半導体レーザを過  
剰電流による破壊から防止できるという利点があ  
る。

#### (発明の効果)

以上説明したように本発明はPN接合を持つダ  
イオードを有するヒートシンク上に半導体レーザ  
チップを接着し、半導体レーザチップとダイオー  
ドを一体化したので、半導体レーザチップが過剰  
電流により破壊することがなくなるという効果が  
ある。



#### 図面の簡単な説明

第1図A、B、C及び第2図A、Bは本発明の  
半導体レーザの実施例を示す図で、Aは組立図、  
Bは、Aの等価回路図、Cは、半導体レーザチ  
ップとダイオードのI-V特性曲線である。第3図  
Aは、従来の半導体レーザの組立図、第3図B  
は、従来の半導体レーザの等価回路図である。


1…半導体レーザチップ、2、2'、2a…  
ヒートシンク、4…ボンディングワイヤ、5…電  
極、7…ステム、8…ダイオード、9…ダイオー  
ド逆方向I-V特性、10…半導体レーザチップ  
順方向I-V特性。

代理人 弁理士 内 原 晋









第 1 図



第 1 図



第 2 図



第 3 図